




Jumpers		
Jumpers	Factory Default	Option
W1	A-B	N/A
W2	A-B	N/A
W3	A-B	N/A
W4	A-B	} See table 2-4
W5	A-B	
W6	A-B	
E63-E64	Open	When installed enables common ground between chassis.







Figure 5-2. iSBC 86/12A Schematic Diagram (Sheet 1 of 11)

Jumpers	Factory Default	Option
E3-E4 E5-E6 E92-E93 E132-E133	Open Installed Installed Open	See table 2-4 See table 2-4 N/A Install to allow use of AACK/ from Multibus interface.

AB0-AB13	Address Bus 0-13
AD0-ADF	Address Bits 0-F
ADV IO ADR	Advance Input/Output Address
AUX RESET	Auxiliary Reset
BHE	Byte High Enable
CLK	Clock
INIT	Initialize
LOCK	Lock
RESET	Reset
S0	Status Bit zero
S1	Status Bit one
S2	Status Bit two
SYS CLOCK	System Clock
T21	Timing Pulse 21
TIME OUT INTR	Time Out Interrupt






5-9/5-10

Jumpers

Jumpers	Factory Default	Option
E107-E108 E112 through E128 E129-E130-E131 E143-E144-E145 E151-E152 W7 A-B-C S1	Open E125-E126 E129-E130 E144-E143 Installed A-C None	Install to use AACK See figure 2-1 See table 2-13 See table 2-13 See paragraph 2-24 N/A See figure 2-1

Glossary

AACK	Advance Acknowledge
ADV MEM WRT	Advance Memory Write
ALE	Address Latch Enable
ATRD-ATRF	Address Transformed D-F
BPRO	Bus Priority Out
BPRN	Bus Priority In
BREQ	Bus Request
BUS ADEN	Bus Address Enable
BUS DEN	Bus Data Enable
BUSY	Busy
CBRQ	Common Bus Request
DEN	Data Enable
DPRD	Dual Port Read
DPWT	Dual Port Write
DT/R	Data Transmit/Read
INHI	Inhibit
INTA	Interrupt Acknowledge
INTA CYCLE	Interrupt Acknowledge Cycle
IORC	Input/Output Read Command
IORD	Input/Output Read
IOWC	Input/Output Write Command
IOWT	Input/Output Write
MEM RD	Memory Read
MRDC	Memory Read Command
MWTC	Memory Write Command
OFF BD RAM ADDR REQ	Off Board Random Access Memory Address Request
OFF BD RAM CMD	Off Board Random Access Memory Command
OFF BD RD	Off Board Read
QMCE	Qualified Master Cascade Enable
XACK	Transfer Acknowledge



use AACK
 igure 2-1
 able 2-13
 able 2-13
 agraph 2-24
 N/A
 igure 2-1

CAUTION: These schematic diagrams may have been revised. See “Service Information” chapter for details.






Figure 5-2. iSBC 86/12A Schematic Diagram (Sheet 3 of 11)

DAT0-DATF	Data Bits 0-F
DB0-DBF	Data Bus 0-F
DM0-DMF	Multibus Data 0-F







CAUTION: These schematic diagrams may have been revised. See “Service Information” chapter for details.

Figure 5-2. iSBC 86/12A Schematic Diagram (Sheet 4 of 11)


ADR0-ADR13	Address 0-13
AM0-AMF	Memory Address 0-F
BHEN	Byte High Enable
MBHEN	Memory Byte High Enable






Jumpers	Factory Default	Option
E94-E96 E97-E99 S1	E94-E96 E97-E98 2716 Mode	} See table 2-4

8251 CS	8251 Chip Select
8253 CS	8253 Chip Select
8255 CS	8255 Chip Select
8259 CS	8259 Chip Select
DB0-DBF	Data Bus 0-F
IO AACK	Input/Output Advanced Acknowledge
ON BD ADR	On Board Address
ON BD RAM REQ	On Board Random Access Memory Request
PCS0	PROM Chip Select 0
PCS1	PROM Chip Select 1
PROM AACK	Programmable Advanced Acknowledge
PROM IO EN	Programmable Input/Output Enable






5-17/5-18

Jumpers		
Jumpers	Factory Default	Option
E38-E40	E39-E40	} See table 2-6
E41-E43	E42-E43	
E44-E47	Open	
E48-E50	Open	
E51-E52	Open	} See table 2-4
E53-E55	E54-E55	
E56-E58	E56-E57	
E59-E62	E59-E60	

Glossary	
51TX INTR	8251 Transmit Interrupt
51RX INTR	8251 Receive Interrupt
8202 CLK	8202 Clock
DATA SET RDY	Data Set Ready
SEC CTS	Secondary Clear to Send
SEC REC SIG	Secondary Receive Signal
TMR0 INTR	Timer 0 Interrupt
TMR1 INTR	Timer 1 Interrupt
TRANS SIG ELE TIMING	Transmit Signal Element Timing






5-19/5-20

Jumpers	Factory Default	Option
E65-E91 E134-E142 87-89*	E68-E76, E79-E83 No Connection NMI Disable	} See paragraph 2-14

1st INTA DEN	First Interrupt Acknowledge Data Enable
BUS INTA DEN	Bus Interrupt Acknowledge Data Enable
INTR	Interrupt
Local INTA	Local Interrupt Acknowledge
Local INTA DE	Local Interrupt Acknowledge Data Enable
NMI	Non-maskable Interrupt
PA INTR	Port A Interrupt
PB INTR	Port B Interrupt






5-21/5-22


Jumpers

Jumpers	Factory Default	Option
E7-E20	E7-E8, E7-E10, E13-E14, E17-E18, E19-E20, E15-E16	} See paragraph 2-16
E21-E37	E21-E25, E24-E35, E26-E27, E28-E29, E30-E31, E32-E33	

Glossary

BUS INTR OUT	Bus Interrupt Out
EXT CLK	External Clock
GATE 0 CTL	Gate 0 Control
GATE 1 CTL	Gate 1 Control
STXD	Secondary Transmit Data







5-23/5-24

Jumpers	Factory Default	Option
E103-E104 E105-E106 W8 A-D W9 A-C	Installed Installed Installed Installed	} See table 2-9

BCLK	Bus Clock
CAS	Column Address Strobe
CCLK	Constant Clock
DMR0-DMRF	Dynamic RAM Output 0-F
RAM AACK	Random Access Memory Advance Acknowledge
RAM XACK	Random Access Memory Transfer Acknowledge
WE1-WE2	Write Enable 1 and 2





5-25/5-26

DP ON BD ADR EN	Dual Port On Board Address Enable
ON BD CMD EN	On Board Command Enable
ON BD RAM ACK	On Board Random Access Memory Acknowledge
RAM CS	Random Access Memory Chip Select
SLAVE CMD EN	Slave Command Enable
SLAVE DATA EN	Slave Data Enable

